Skip to content

Dilli Prasad Cemalolla

Design Verification Engineer • c***************@gmail.com • drivetube.ai/•••••

Professional Summary

Design Verification Engineer with 1 year of experience verifying digital and SoC designs, focused on AMBA APB protocol validation, modular testbench development, and simulation-driven debugging using Verilog and industry EDA tools.

Technical Skills

Programming Language: Verilog
Test Management & Defect Tracking: Test Planning
Project Management & Collaboration: QuestaSim,Vivado,Constrained Random Verification,AMBA,APB,Waveform Analysis,Protocol Debugging,Coverage Analysis,Reusable Testbench Architecture
Hardware Design & Verification: Functional Verification,Assertion-Based Verification,Testbench Development

Work Experience

PRSsemicon Technologies
Design Verification Engineer
Mar 2024 – Present
Worked at a semiconductor company on functional and protocol verification for digital and SoC designs, with emphasis on AMBA APB compliance and testbench development.
Tech Stack: Verilog, QuestaSim, Vivado, APB, AMBA, Waveform Analysis, Coverage Analysis, Assertion-based Verification, Constrained Random Verification, Testbench Development
  • Designed and implemented a modular, reusable APB-focused verification testbench in Verilog to validate address/data/control transactions using QuestaSim and Vivado for simulation and synthesis validation.
  • Developed constrained-random and directed test suites to exercise APB read/write transactions and edge conditions, increasing functional scenario coverage and surfacing protocol mismatches during pre-silicon verification.
  • Authored assertion-based checks and coverage metrics targeting handshake sequences and transfer states; analyzed coverage results to identify gaps and iteratively close coverage closure items.
  • Performed waveform analysis and protocol-level debugging on failed transactions to identify root causes of timing and handshake issues; coordinated findings with RTL designers to implement fixes.
  • Managed verification lifecycle tasks including test planning, regression execution, test-case maintenance, and tracking of verification issues through the bug-tracking process to ensure systematic closure.
  • Prepared engineering documentation and presented verification results and defect analyses in design reviews, improving cross-team visibility of protocol compliance and verification status.

Projects

Verification of AMBA - APB | Oct 2025 – Present
Tools Used: Verilog, APB, QuestaSim, Waveform Analysis, Constrained Random Verification, Assertion-based Verification, Coverage Analysis
  • Verified AMBA APB protocol behavior across address, data, and control signals to ensure proper communication and handshake compliance between SoC components.
  • Created protocol-focused test scenarios covering normal and corner-case read/write sequences and used simulation waveforms to debug transaction-level failures.
  • Implemented coverage-driven checks and assertions to validate transfer sequences and response behaviors; iteratively closed coverage gaps through additional directed and randomized tests.

Education

Chadalawada Ramanamma Engineering College, Tirupati
BTech [ECE] • Tirupati • 2025
Vignana Suma Junior College, Chittoor
XII • Chittoor • 2021
Z P H S Gangadhara Nellore
X • Gangadhara Nellore • 2019

Powered by Drivetube · Create your own profile at drivetube.ai